

OpenMP and Performance

Dirk Schmidl IT Center, RWTH Aachen University Member of the HPC Group schmidl@itc.rwth-aachen.de

IT Center der RWTH Aachen University





Performance Tuning aims to improve the runtime of an existing application.



Hotspots

3



A Hotspot is a source code region where a significant part of the runtime is spent.

90/10 law
90% of the runtime in a program is spent in 10% of the code.

Hotspots can indicate where to start with serial optimization or shared memory parallelization.

Use a tool to identify hotspots. In many cases the results are surprising.



Performance Tools

VTune Amplifier XE



Performance Analyses for

- → Serial Applications
- → Shared Memory Parallel Applications
- Sampling Based measurementsFeatures:
 - → Hot Spot Analysis
 - → Concurrency Analysis
 - → Wait

5

→ Hardware Performance Counter Support

Stream

- Standard Benchmark to measure memory performance.
- Version is parallelized with OpenMP.

Measures Memory bandwidth for:

y=x (copy) y=s*x (scale) y=x+z (add) y=x+s*z (triad) #pragma omp parallel for for (j=0; j<N; j++) b[j] = scalar*c[j];

for double vectors x,y,z and scalar double value s

Functior	n Rate (MB/s)	Avg time	Min time	e Max time
Сору:	33237.0185	0.0050	0.0048	0.0055
Scale:	33304.6471	0.0049	0.0048	0.0059
Add:	35456.0586	0.0070	0.0068	0.0073
Triad:	36030.9600	0.0069	0.0067	0.0072

OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University

Amplifier XE – Measurement Runs



- 1 Basic Analysis Types
- 2 Hardware Counter Analysis Types, choose Nehalem Architecture, on cluster-linux-tuning.
- 3 Analysis for Intel Xeon Phi coprocessors, choose this for OpenMP target programs.



OpenMP and Performance

7

Dirk Schmidl | IT Center der RWTH Aachen University

Amplifier XE – Hotspot Analysis



Double clicking on a function opens source code view.

- **1** Source Code View (only if compiled with -g)
 - 2 Hotspot: Add Operation of Stream
- 3 Metrics View

Sour	ce Assembly 📄 🕾 🖓 🎲 🎝 🛛		
Line	Source	CPU Time 🛭 🖈 🛆	
238	#else		
239	#pragma omp parallel for	0.010s[
240	for (j=0; j <n; j++)<="" td=""><td>0.140s</td><td></td></n;>	0.140s	
241	c[j] = a[j]+b[j]; 2	2.790s	
242	#endif		
243	<pre>times[2][k] = mysecond() - times[2][k];</pre>		
244			
245	<pre>times[3][k] = mysecond();</pre>		
246	#ifdef TUNED		
247	<pre>tuned_STREAM_Triad(scalar);</pre>	=	
248	#else		- Hotspots
249	#pragma omp parallel for		
250	for (j=0; j <n; j++)<="" td=""><td>0.160s</td><td></td></n;>	0.160s	
251	a[j] = b[j]+scalar*c[j];	2.751s	
252	#endif		
253	<pre>times[3][k] = mysecond() - times[3][k];</pre>		
254	}		
255	Selected 1 row(s):	2.790s 🗸	-
(< <u> </u>		



Load Balancing

Load imbalance



Load imbalance occurs in a parallel program

- \rightarrow when multiple threads synchronize at global synchronization points
- \rightarrow and these threads need a different amount of time to finish the calculation.



Dirk Schmidl | IT Center der RWTH Aachen University

Case Study: CG

Sparse Linear Algebra

- → Sparse Linear Equation Systems occur in many scientific disciplines.
- → Sparse matrix-vector multiplications (SpMxV) are the dominant part in many iterative solvers (like the CG) for such systems.
- number of non-zeros << n*n</p>









11

Beijing Botanical Garden

Orginal Gebäude
Modell
Matrix

(Quelle: Beijing Botanical Garden and University of Florida, Sparse Matrix Collection)

Case Study: CG



- Format: compressed row storage
- store all values and columns in arrays (length nnz)
 store beginning of a new row in a third array (length n+1)







Load Imbalance in VTune



- Grouping execution time of parallel regions by threads helps to detect load imbalance.
- Significant potions of Spin Time also indicate load balance problems.
- Different loop schedules might help to avoid these problems.

题 Basic Hotspots Hotspots by CPU Usage viewpoint (<u>change</u>) ⑦								
🛛 🔶 Analysis Target 🙏 Analysis Type 🛱 Collection Log 🕅 Summary 🐼 Bottom-up 🚱 Caller/Callee 🔩 Top-down Tree 🗮 Tasks and Frames								
Grouping: Process / Function / Thread / Call Stack								
Brosser / Eurotian / Throad / Call Stack	CPU Time by Utilization	🛠 📎	Overhead and S	Spin Time 🔣	Medule	Etart Address		
Process / Function / Thread / Call Stack	🔲 Idle 📕 Poor 📋 Ok 📕 Ideal 📕 Over		Overhead Time	Spin Time	Module	Start Address		
▼kernel_smxv-FAST.exe	23.373s		0s	7.546s		0		
¬run_loop\$omp\$parallel_for@95	14.906s		0s	0s	kernel_smxv-F	0x40e04e		
▶_start (TID: 28437)	3.708s		0s	0s	kernel_smxv-F	0x40e04e		
OMP Worker Thread #1 (TID: 28583)	2.810s		0s	0s	kernel_smxv-F	0x40e04e		
OMP Worker Thread #2 (TID: 28584)	2.639s		0s	0s	kernel_smxv-F	0x40e04e		
OMP Worker Thread #3 (TID: 28585)	2.319s		0s	0s	kernel_smxv-F	0x40e04e		
OMP Worker Thread #4 (TID: 28586)	1.720s		0s	0s	kernel smxv-F	0x40e04e		
OMP Worker Thread #5 (TID: 28587)	1.710s		0s	0s	kernel_smxv-F	0x40e04e		
↓[OpenMP worker]	7.536s		0s	7.536s	libiomp5.so	0x8bf70		
▶run_loop\$omp\$parallel_for@45	0.891s		0s	0s	kernel_smxv-F	0x40e5da		
▷laperf::load_drops_matlab_matrix <double, int=""></double,>	0.030s		0s	0s	kernel_smxv-F	0x41d570		
↓[OpenMP fork]	0.010s		0s	0.010s	libiomp5.so	0x46d80		

Load Imbalance in VTune



The Timeline can help to investigate the problem further.



Zooming in, e.g. to one iteration is also possible.



14 OpenMP and Performance

Dirk Schmidl | IT Center der RWTH Aachen University



Parallel Loop Scheduling

OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University





Load Balancing

Influencing the For Loop Scheduling



- *for*-construct: OpenMP allows to influence how the iterations are scheduled among the threads of the team, via the *schedule* clause:
 - → schedule(static [, chunk]): Iteration space divided into blocks of chunk size, blocks are assigned to threads in a round-robin fashion. If chunk is not specified: #threads blocks.
 - → schedule (dynamic [, chunk]): Iteration space divided into blocks of chunk (not specified: 1) size, blocks are scheduled to threads in the order in which threads finish previous blocks.
 - Schedule(guided [, chunk]): Similar to dynamic, but block size starts with implementation-defined value, then is decreased exponentially down to chunk.
- Default on most implementations is schedule (static).

OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University



False Sharing

Memory Bottleneck

There is a growing gap between core and memory performance:

- \rightarrow memory, since 1980: 1.07x per year improvement in latency
- \rightarrow single core: since 1980: 1.25x per year until 1986, 1.52x p. y. until 2000,

1.20x per year until 2005, then no change on a *per-core* basis



Source: John L. Hennessy, Stanford University, and David A. Patterson, University of California, September 25, 2012 **OpenMP and Performance**

Dirk Schmidl | IT Center der RWTH Aachen University

Caches

CPU is fast

→ Order of 3.0 GHz

Caches:

- → Fast, but expensive
- → Thus small, order of MB

Memory is slow

- → Order of 0.3 GHz
- → Large, order of GB



A good utilization of caches is crucial for good performance of HPC applications!

OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University

Visualization of the Memory Hierarchy



Latency on the Intel Westmere-EP 3.06 GHz processor



Dirk Schmidl | IT Center der RWTH Aachen University

Data in Caches



- The hardware always copies chunks into the cache, so called cache-lines.
- This is useful, when:
 - the data is used frequently (temporal consistency)
 - → consecutive data is used which is on the same cache-line (special consistency)



False Sharing



False Sharing occurs when

- different threads use elements of the same cache-line
- one of the threads writes to the cache-line
- As a result the cache line is moved between the threads, also there is no real dependency
- Note: False Sharing is a performance problem, not a correctness issue





Summing up vector elements again





} // end parallel

False Sharing



```
double s priv[nthreads];
#pragma omp parallel num threads(nthreads)
{
  int t=omp get thread num();
  #pragma omp for
  for (i = 0; i < 99; i++)
  {
        s priv[t] += a[i];
  }
} // end parallel
for (i = 0; i < nthreads; i++)
{
      s += s priv[i];
```

False Sharing

- no performance benefit for more threads
- Reason: false sharing of s_priv
- Solution: padding so that only one variable per cache line is used



----with false-shawing false windring false sharing





NUMA Architectures

Non-Uniform Memory Arch.



How To Distribute The Data ?

```
double* A;
A = (double*)
    malloc(N * sizeof(double));
for (int i = 0; i < N; i++) {
    A[i] = 0.0;
}
```

29 OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University



About Data Distribution



Important aspect on cc-NUMA systems

- \rightarrow If not optimal, longer memory access times and hotspots
- OpenMP does not provide support for cc-NUMA
 Placement comes from the Operating System
 - → This is therefore Operating System dependent

Windows, Linux and Solaris all use the "First Touch" placement policy by default

→ May be possible to override default (check the docs)

Non-Uniform Memory Arch.



Serial code: all array elements are allocated in the memory of the NUMA node containing the core executing this thread

```
double* A;
A = (double*)
    malloc(N * sizeof(double));
for (int i = 0; i < N; i++) {
    A[i] = 0.0;
}
```

31 **OpenMP and Performance Dirk Schmidl** | IT Center der RWTH Aachen University



Non-Uniform Memory Arch.



First Touch w/ parallel code: all array elements are allocated in the memory of the NUMA node containing the core executing the thread initializing the respective partition

```
double* A;
A = (double*)
    malloc(N * sizeof(double));
omp_set_num_threads(2);
#pragma omp parallel for
for (int i = 0; i < N; i++) {
    A[i] = 0.0;
```

}



Get Info on the System Topology



- Before you design a strategy for thread binding, you should have a basic understanding of the system topology. Please use one of the following options on a target machine:
 - → Intel MPI's cpuinfo tool
 - \rightarrow module switch openmpi intelmpi
 - → cpuinfo
 - →Delivers information about the number of sockets (= packages) and the mapping of processor ids used by the operating system to cpu cores.
 - hwlocs' hwloc-ls tool
 - →hwloc-ls
 - \rightarrow Displays a graphical representation of the system topology, separated into
 - NUMA nodes, along with the mapping of processor ids used by the

operating system to cpu cores and additional info on caches.

OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University

Decide for Binding Strategy



- Selecting the "right" binding strategy depends not only on the topology, but also on the characteristics of your application.
 - → Putting threads far apart, i.e. on different sockets
 - May improve the aggregated memory bandwidth available to your application
 - \rightarrow May improve the combined cache size available to your application
 - → May decrease performance of synchronization constructs
 - → Putting threads close together, i.e. on two adjacent cores which possibly shared some caches
 - \rightarrow May improve performance of synchronization constructs
 - \rightarrow May decrease the available memory bandwidth and cache size
 - If you are unsure, just try a few options and then select the best one.

OpenMP 4.0: Places + Binding Policies (1/2)

Define OpenMP Places

- \rightarrow set of OpenMP threads running on one or more processors
- → can be defined by the user, i.e. OMP_PLACES=cores

Define a set of OpenMP Thread Affinity Policies

- → SPREAD: spread OpenMP threads evenly among the places
- → CLOSE: pack OpenMP threads near master thread
- → MASTER: collocate OpenMP thread with master thread

Goals

- \rightarrow user has a way to specify where to execute OpenMP threads for
- → locality between OpenMP threads / less false sharing / memory bandwidth

Places

36



Assume the following machine:



 \rightarrow 2 sockets, 4 cores per socket, 4 hyper-threads per core

Abstract names for OMP_PLACES:

- → threads: Each place corresponds to a single hardware thread on the target machine.
- → cores: Each place corresponds to a single core (having one or more hardware threads) on the target machine.
- → sockets: Each place corresponds to a single socket (consisting of one or more cores) on the target machine.

OpenMP 4.0: Places + Binding Policies (2/2)

Example's Objective:

 \rightarrow separate cores for outer loop and near cores for inner loop

Outer Parallel Region: proc_bind(spread), Inner: proc_bind(close)

→ spread creates partition, compact binds threads within respective partition OMP_PLACES=(0,1,2,3), (4,5,6,7), ... = (0-3):8:4 = cores #pragma omp parallel proc_bind(spread) #pragma omp parallel proc bind(close)



Serial vs. Parallel Initialization



Performance of OpenMP-parallel STREAM vector assignment measured on 2-socket Intel® Xeon® X5675 ("Westmere") using Intel® Composer XE 2013 compiler with different thread binding options:





Detecting remote accesses

OpenMP and Performance Dirk Schmidl | IT Center der RWTH Aachen University



Hardware Counters

Definition: Hardware Performance Counters

In computers, hardware performance counters, or hardware counters are a set of specialpurpose registers built into modern microprocessors to store the counts of hardwarerelated activities within computer systems. Advanced users often rely on those counters to conduct low-level performance analysis or tuning. (from: http://en.wikipedia.org)

Hardware Performance Counters



Hardware Counters of our Intel Nehalem Processor:

SB DRAIN.ANY, STORE BLOCKS.AT RET, STOP MEM INST RETIRED.LOADS, MEM INST RET MEM_UNCORE_RETIRED.OTHE, MEM_UNCOF FP COMP OPS EXE,SSE2 INT, FP COMP OP SIMD_INT_128.UNPACK, SIMD_INT_128.PACK INST QUEUE WRITES, INST DECODED.DECO, L2_RQSTS.IFETCH_HIT, L2_RQSTS.IFETCH_MIS L2 WRITE.RFO.S STATE, L2 WRITE.RFO.M ST

L1I.HITS: Counts all instruction fetches that hit the L1 L2_PAGS IS.IFEICH_HIT, L2_RQS IS.IFEICH_MIS L2_DATA_RQSTS.DEMAND.M_, L2_DATA_RQS INStruction cache.

AD MISSES.PDE MIS, DTLB LOAD MISSES.LARGE W, MEM UNCORE RETIRED.L3 D, MP_OPS_EXE.MMX, FP_COMP_OPS_EXE.SSE_FP, NT 128.PACKED SHIFT, SIMD_INT_128.PACK, B, LOAD_DISPATCH.ANY, ARITH.CYCLES_DIV_BUSY, HIT, L2 RQSTS.RFO MISS, L2 RQSTS.RFOS, S.DEMAND.S_S, L2_DATA_RQSTS.DEMAND.E_S, A_RQSTS.PREFETCH.M, L2_WRITE.RFO.I_STATE, E, L2 WRITE.LOCK.HIT, L2 WRITE.LOCK.MESI,

L1D_WB_L2.I_STATE, L1D_WB_L2.S_STATE, L1D_WB_L2.E_STATE, L1D_WB_L2.M_STATE, L1D_STATE, L LID CACHE LD.M STATE, LID CACHE LD.MESI, LID CACHE ST.S. STATE, LID CACHE ST.E. STATE, LID CACHE ST.M. STATE, LID CACHE LOCK.HIT, LID CACHE LOCK.S. STATE, LID CACHE LOCK.S. STATE, LID CACHE LOCK.M STATE, LID CACHE STATE, LI L1D_ALL_REF.CACHEABLE, DTLB_MISSES.ANY, DTLB_MISSES.WALK_COMPLET, DTLB_MISSES.STLB_HIT, DTLB_MISSES.PDE_MISS, DTLB_MISSES.LARGE_WALK_C, LOAD_HIT_PRE, L1D_PREFETCH.REQUESTS, L1D_PREFETCH.MISS, L1D_PREFETCH.TRIGGERS, L1D.M_REPL, L1D.M_EVICT, L1D.M_SNOOP_EVICT, L1D_CACHE_PREFETCH_LOCK, L1D_CACHE_LOCK_FB_HIT, CACHE_LOCK_CYCLES.L1D_L2, CACHE_LOCK_CYCLES.L1D, IO_TRANSACTIONS, L1I.CYCLES_STALLED, LARGE_ITLB.HIT, ITLB_MISSES.ANY, ITLB MISSES.WALK COMPLET, ILD STALL.LCP, ILD STALL.MRU, ILD STALL.RQ FULL, ILD STALL.REGEN, ILD STALL.ANY, BR INST EXEC.COND, BR INST EXEC.DIRECT, BR INST EXEC.INDIRECT NON, BR INST EXEC.NON CALLS, BR INST EXEC.RETURN NEA, BR_INST_EXEC.DIRECT_NEAR, BR_INST_EXEC.INDIRECT_NEA, BR_INST_EXEC.NEAR_CALLS, BR_INST_EXEC.TAKEN, BR_MISP_EXEC.COND, BR_MISP_EXEC.DIRECT, BR_MISP_EXEC.INDIRECT_NO, BR_MISP_EXEC.NON_CALLS, BR_INST_EXEC.TAKEN, BR_MISP_EXEC.COND, BR_MISP_EXEC.DIRECT, BR_MISP_EXEC.INDIRECT_NO, BR_MISP_EXEC.NON_CALLS, BR_INST_EXEC.TAKEN, BR_MISP_EXEC.COND, BR_MISP_EXEC.DIRECT, BR_MISP_EXEC.INDIRECT_NO, BR_MISP_EXEC.NON_CALLS, BR_INST_EXEC.TAKEN, BR_MISP_EXEC.TAKEN, BR_MISP_EXEC.TAKEN, BR_MISP_EXEC.DIRECT, BR_MISP_EXEC.DIRECT, BR_MISP_EXEC.TAKEN, BR_MISP_EXEC.TAK BR MISP EXEC.DIRECT NEAR, BR MISP EXEC.INDIRECT NEA, BR MISP EXEC.NEAR CALLS, BR MISP EXEC.TAKEN, RESOURCE STALLS.ANY, RESOURCE STALLS.LOAD, RESOURCE STALLS.RS FULL, RESOURCE STALLS.STORE, RESOURCE STALLS.ROB FULL, RESOURCE STALLS.FPCW, RESOURCE STALLS.MXCSR, RESOURCE STALLS.OTHER, MACRO INSTS.FUSIONS DECO, BACLEAR FORCE IQ, ITLB FLUSH, OFFCORE REQUESTS.L1D WR, UOPS EXECUTED.PORT0, UOPS EXECUTED.PORT1, UOPS_EXECUTED.PORT2_COR, UOPS_EXECUTED.PORT3_COR, UOPS_EXECUTED.PORT4_COR, UOPS_EXECUTED.PORT5, UOPS_EXECUTED.PORT015, UOPS_EXECUTED.PORT234, OFFCORE_REQUESTS_SQ_FUL, OFF_CORE_RESPONSE_0, SNOOP_RESPONSE.HIT, SNOOP RESPONSE.HITE, SNOOP RESPONSE.HITM, OFF CORE RESPONSE 1, INST RETIRED.ANY P, INST RETIRED.X87, INST RETIRED.MMX, UOPS RETIRED.ANY, UOPS RETIRED.RETIRE SLOTS, UOPS RETIRED.MACRO FUSE, MACHINE CLEARS.CYCLES, MACHINE_CLEARS.MEM_ORDE, MACHINE_CLEARS.SMC, BR_INST_RETIRED.ALL_BRAN, BR_INST_RETIRED.CONDITION, BR_INST_RETIRED.NEAR_CAL, BR_MISP_RETIRED.ALL_BRAN, BR_MISP_RETIRED.NEAR_CAL, SEX_UOPS_RETIRED.PACKED, SSEX UOPS RETIRED.SCALAR, SSEX UOPS RETIRED.PACKED, SSEX UOPS RETIRED.SCALAR, SSEX UOPS RETIRED.VECTOR, ITLB MISS RETIRED, MEM LOAD RETIRED.L12 HIT, MEM LOAD RETIRED.2 HIT, MEM LOAD RETIRED.2 HIT, MEM LOAD RETIRED.3 HIT, MEM HIT, MEM LOAD RETIRED.3 HIT, MEM LOAD RETIRED MEM LOAD RETIRED.OTHER , MEM LOAD RETIRED.13 MISS, MEM LOAD RETIRED.HIT LFB, MEM LOAD RETIRED.DTLB MI, FP MMX TRANS.TO FP, FP MMX TRANS.TO MMX, FP MMX TRANS.ANY, MACRO INSTS.DECODED, UOPS DECODED.MS, UOPS_DECODED.ESP_FOLDING, UOPS_DECODED.ESP_SYNC, RAT_STALLS.FLAGS, RAT_STALLS.REGISTERS, RAT_STALLS.ROB_READ_POR, RAT_STALLS.SCOREBOARD, RAT_STALLS.ANY, SEG_RENAME_STALLS, ES_REG_RENAMES, UOP_UNFUSION, BR INST DECODED, BPU MISSED CALL RET, BACLEAR.BAD TARGET, BPU CLEARS.EARLY, BPU CLEARS.LATE, L2 TRANSACTIONS.IOAD, L2 TRANSACTIONS.RFO, L2 TRANSACTIONS.IFETCH, L2 TRANSACTIONS.PREFETCH, L2 TRANSACTIONS.LATE, L2 TRANSACTIONS.LATE, L2 TRANSACTIONS.PREFETCH, L2 TRANSACTIONS.PREF L2_TRANSACTIONS.FILL, L2_TRANSACTIONS.WB, L2_TRANSACTIONS.ANY, L2_LINES_IN.S_STATE, L2_LINES_IN.E_STATE, L2_LINES_IN.ANY, L2_LINES_OUT.DEMAND_CLEA, L2_LINES_OUT.DEMAND_DIRT, L2_LINES_OUT.PREFETCH_CLE, L2 LINES OUT.PREFETCH DIR, L2 LINES OUT.ANY, SQ MISC.SPLIT LOCK, SQ FULL STALL CYCLES, FP ASSIST.ALL, FP ASSIST.OUTPUT, FP ASSIST.INPUT, SIMD INT 64.PACKED MPY, SIMD INT 64.PACKED SHIFT, SIMD INT 64.P SIMD INT 64.UNPACK, SIMD INT 64.PACKED LOGICA, CPUID, SIMD INT 64.PACKED ARITH, SIMD INT 64.SHUFFLE MOVE, UNC GQ CYCLES FULL.READ , UNC GQ CYCLES FULL.WRITE, UNC GQ CYCLES FULL.PEER , UNC GQ CYCLES NOT EMPTY, UNC_GQ_CYCLES_NOT_EMPTY, UNC_GQ_CYCLES_NOT_EMPTY, UNC_GQ_ALLOC.READ_TRACK, UNC_GQ_ALLOC.RT_13_MISS, UNC_GQ_ALLOC.RT_T0_13_RE, UNC_GQ_ALLOC.RT_T0_RTID_, UNC_GQ_ALLOC.WT T0_RTID, UNC_GQ_ALLOC.WRITE_TRAC, UNC GQ ALLOC.PEER PROBE, UNC GQ DATA.FROM QPI, UNC GQ DATA.FROM QMC, UNC GQ DATA.FROM L3, UNC GQ DATA.FROM CORES , UNC GQ DATA.FROM CORES , UNC GQ DATA.TO QPI QMC, UNC GQ DATA.TO L3,

UNC_GQ_DATA.TO_CORES, UNC_SNP_RESP_ UNC SNP RESP TO REMOTE, UNC SNP RES UNC L3 HITS.ANY, UNC L3 MISS.READ, UNC UNC_L3_LINES_OUT.M_STATE, UNC_L3_LINE UNC QHL REQUESTS.REMOTE, UNC QHL RE UNC_QHL_CYCLES_NOT_EMPT, UNC_QHL_CY UNC QHL CONFLICT CYCLES., UNC QHL CO UNC QMC NORMAL FULL.WRI, UNC QMC UNC_QMC_BUSY.READ.CH1, UNC_QMC_BUS UNC_QMC_ISSOC_OCCUPANCY., UNC_QMC UNC_QMC_NORMAL_READS.A, UNC_QMC_H UNC QMC CRITICAL PRIORIT, UNC QMC W UNC_QHL_FRC_ACK_CNFLTS.L, UNC_QPI_TX_ UNC QPI TX STALLED SINGL, UNC QPI TX

41

BR MISP EXEC.COND: Counts the number of mispredicted conditional near branch instructions executed, but not UNC_QMC_CRITICAL_PRIORIT, UNC_QMC_W UNC_QMC_CANCEL.CHO, UNC_QMC_CANCEL NECESSARILY retired.

_RESP_TO_LOCAL_H, UNC_SNP_RESP_TO_REMOTE, HITS.READ, UNC L3 HITS.WRITE, UNC L3 HITS.PROBE, NC L3 LINES IN.F STATE, UNC L3 LINES IN.ANY, UESTS.IOH_RE, UNC_QHL_REQUESTS.IOH_WR, L CYCLES FULL.LOCA, UNC QHL CYCLES NOT EMPT, _QHL_ADDRESS_CONFLIC, UNC_QHL_CONFLICT_CYCLES.I, MC NORMAL FULL.WRI, UNC QMC NORMAL FULL.WRI, UNC QMC ISOC FULL.WRITE.C, UNC QMC BUSY.READ.CH0, CUPANCY.CH1, UNC_QMC_OCCUPANCY.CH2, , UNC QMC NORMAL READS.C, INC_QMC_CRITICAL_PRIORIT, UNC_QMC_CRITICAL_PRIORIT, MC WRITES.PARTIAL.C, UNC QMC WRITES.PARTIAL.C, TE, UNC QMC PRIORITY UPDATE, I_TX_STALLED_SINGL, UNC_QPI_TX_STALLED_SINGL, QPI TX STALLED MULTI, UNC QPI TX STALLED MULTI,

UNC_QPI_TX_HEADER.BUSY.LI, UNC_QPI_TX_HEADER.BUSY.LI, UNC_QPI_RX_NO_PPT_CREDI, UNC_QPI_RX_NO_PPT_CREDI, UNC_DRAM_OPEN.CH0, UNC_DRAM_OPEN.CH1, UNC_DRAM_OPEN.CH2, UNC_DRAM_PAGE_CLOSE.CH0, UNC DRAM PAGE CLOSE.CH1, UNC DRAM PAGE CLOSE.CH2, UNC DRAM PAGE MISS.CH0, UNC DRAM PAGE MISS.CH1, UNC DRAM PAGE MISS.CH2, UNC DRAM READ CAS.CH0, UNC DRAM READ CAS.CH1, UNC DRAM READ C UNC DRAM READ CAS.AUTO, UNC DRAM READ CAS.CH2, UNC DRAM READ CAS.AUTO, UNC_DRAM_WRITE_CAS.CH0, UNC_DRAM_WRITE_CAS.CH2, UNC DRAM_WRITE_CAS.AUTO, UNC_DRAM_WRITE_CAS.CH2, UNC DRAM_WRITE_CAS.CH2, UNC DR UNC DRAM WRITE CAS.AUTO, UNC DRAM REFRESH.CHO



Derived Metrics

Clock cycles per Instructions (CPI)

- → CPI indicates if the application is utilizing the CPU or not
- → Take care: Doing "something" does not always mean doing "something useful".

Floating Point Operations per second (FLOPS)

- → How many arithmetic operations are done per second?
- → Floating Point operations are normally really computing and for some algorithms the number of floating point operations needed can be determined.



1 CPI rate (Clock cycles per instruction): In theory modern processors can finish 4 instructions in 1 cycle, so a CPI rate of 0.25 is possible. A value between 0.25 and 1 is often considered as good for HPC applications.



1

Elapsed Time: 1.872s

Hardware Event Count:	125,574,000,000
CPU_CLK_UNHALTED.THREAD:	6.3462e+10
INST_RETIRED.ANY:	6.2112e+10
CPI Rate: 1	1.022
The CPI may be too high. This could be instructions. Explore the other hardwa	e caused by issues such as memor re-related metrics to identify wha
Retire Stalls:	0.570s
A high number of retire stalls is detect issues. Use this metric to find where yo	ed. This may result from branch n ou have stalled instructions. Once
LLC Miss:	0.013s
LLC Load Misses Serviced By Remote DRA	M: 0.001s
Instruction Starvation:	0.098s
Branch Mispredict:	0.001s
Execution Stalls: OpenMP and Performance	0.288s
Dirk Schmidl IT Center der RWTH Aachen University	

Counters for Remote Traffic



Stream example ($\vec{a} = \vec{b} + s * \vec{c}$) with and without parallel initialization.

 \rightarrow 2 socket sytem with Xeon X5675 processors, 12 OpenMP threads

	сору	scale	add	triad
ser_init	18.8 GB/s	18.5 GB/s	18.1 GB/s	18.2 GB/s
par_init	41.3 GB/s	39.3 GB/s	40.3 GB/s	40.4 GB/s



Introduction to OpenMP

Dirk Schmidl, Christian Terboven | IT Center der RWTH Aachen University

Counters for Remote Traffic



- Hardware counters can measure local and remote memory accesses.
 - → MEM_UNCORE_RETIRED.LOCAL_DRAM_AND_REMOTE_CACHE_HIT

accesses to local memory

→ MEM_UNCORE_RETIRED.REMOTE_DRAM

accesses to remote memory

Absolute values are hard to interpret, but the ratio between both is useful.



Detecting bad memory accesses for the stream benchmark.

Sou	ırce Assembly	ouping: Address		
So.	Course	Hardware Event	Count: Total by Hardware Event Type	
LI. 📤	Source	MEM_UNCORE_RETIRED.LOCAL_DRAM_AND_REMOTE_CACHE_HIT	MEM_UNCORE_RETIRED.REMOTE_DRAM	
229	#ifdef TUNED			
230	<pre>tuned_STREAM_Scale(scalar);</pre>			
231	#else			
232	#pragma omp parallel for			
233	for (j=0; j <n; j++)<="" th=""><th>20,000</th><th>20,000</th></n;>	20,000	20,000	
234	<pre>b[j] = scalar*c[j];</pre>	3,820,000	3,940,000	
235	#endif			

Ratio of remote memory accesses:

	сору	scale	add	triad
ser_init	52%	50%	50%	51%
par_init	0.5%	1.7%	0.6%	0.2%

Percentage of remote accesses for ser_init and par_init stream benchmark.



Back to the CG Solver



Hotspot analysis of the serial code:

Call Stack	CPU Time: Total by Utilization	≫
Can Statk	🔲 Idle 📕 Poor 📙 Ok 📕 Ideal 📕 Over	
⊠ ≊ cg	46.7%	
Þ ≥ matvec	40.8% 1.	
Þ ⊴ xpay	1.4% 2.	
Þ ≊ axpy	1.4% 2.	
▷ > vectorDot	1.2% 3.	
Þ ⊴ axpy	1.1% 2.	
▷ > vectorDot	0.6% 3.	

Hotspots are:

- 1. matrix-vector multiplication
- 2. scaled vector additions
- 3. dot product



Tuning:

- parallelize all hotspots with a parallel for construct
- use a reduction for the dot-product
- activate thread binding





Hotspot analysis of naive parallel version:

Event Name

MEM_UNCORE_RETIRED.LOCAL_DRAM_AND_REMOTE_CACHE_HIT

MEM_UNCORE_RETIRED.REMOTE_DRAM

A lot of remote accesses occur in nearly all places.

	MEM_UNCORE_RETIRED.LOCAL	MEM_UNCORE_RETIRED.REMOTE
void matvec(const int n, const int		
int i,j;		
<pre>#pragma omp parallel for private(j)</pre>	20,000	0
for(i=0; i <n; i++){<="" td=""><td>0</td><td>0</td></n;>	0	0
y[i]=0;	0	0
<pre>for(j=ptr[i]; j<ptr[i+1]; j<="" pre=""></ptr[i+1];></pre>	6,740,000	3,720,000
y[i]+=value[j]*x[index[17,580,000	6,680,000
}		
}		



Tuning:

- Initialize the data in parallel
- Add parallel for constructs to all initialization loops



Scalability improved a lot by this tuning on the large machine.



Analyzing load imbalance in the concurrency view:

So	Source	CPU Time: Total by 🔊	Ove 🔊
Line	Source	🔲 Idle 📕 Poor 📙 Ok 📕 Id	and
49	void matvec(const int n, const int nnz,		
50	int i,j;		
51	<pre>#pragma omp parallel for private(j)</pre>	22.462s	10.612s
52	for(i=0; i <n; i++){<="" td=""><td>0.050s</td><td>0s</td></n;>	0.050s	0s
53	y[i]=0;	0.060s	0s
54	for(j=ptr[i]; j <ptr[i+1]; j++){<="" td=""><td>1.741s</td><td>0s</td></ptr[i+1];>	1.741s	0s
55	y[i]+=value[j]*x[index[j]];	9.998s	0s

10 seconds out of ~35 seconds are overhead time

other parallel regions which are called the same amount of time only produce 1 second of overhead



Tuning:

53

→ pre-calculate a schedule for the matrix-vector multiplication, so that the nonzeros are distributed evenly instead of the rows





The Roofline Model

When to stop tuning?



Depends on many different factors:

- \rightarrow How often is the code program used?
- \rightarrow What are the runtime requirements?
- → Which performance can I expect?

Investigating kernels may help to understand larger applications.





Peak performance of a 4 socket Nehalem Server is 256 GFLOPS.



Roofline Model



Memory bandwidth measured with Stream benchmark is about 75 GB/s.



Roofline Model

The "Roofline" describes the peak performance the system can reach depending on the "operational intensity" of the algorithm.



Roofline Model

Example: Sparse Matrix Vector Multiplication y=Ax

Given:

- x and y are in the cache
- A is too large for the cache
 measured performance was
 12 GFLOPS
 - 1 ADD and 1 MULT per element
 - load of value (double) and index (int) per element
- -> 2 Flops / 12 Byte = 1/6 Flops/Byte







Questions?